pacitors. This paper describes the bridge configuration, the principles of measurement, and calculates the expected accuracy. A prototype bridge implemented using discrete components and some examples of measurement are also presented.
BALANCING a bridge by nulling a meter is a fundamental procedure for measuring a capacitance using the transformer-ratio-arm or Schering bridge [1] . A measurement accuracy of 1 part/lO' is attainable by this method, but the procedure is cumbersome and time consuming because of the manual balance operation involved. The four-terminal-pair method [2] has eliminated the manual operation by detecting the voltage across and the current through the impedance to be measured. The price paid for the automated measurement is the complicated signal processing necessary for calculating the impedance. In addition, this method requires a special sample holder because it is susceptible to parasitic capacitances [3] . This makes it difficult to apply this method to the characterization of integrated MOS capacitors in which parasitic capacitances are inevitable.
McCreary and Sealer have proposed a novel technique to characterize binary-weighted MOS capacitor arrays [4] . Based on the voltage-divider principle, their method has facilitated the capacitor ratio measurement, but it cannot measure the absolute value of each capacitor.
In a recent publication [5] , a switched-capacitor circuit has been proposed for digital multiplication. This circuit has been modified to form a capacitance bridge which allows quick measurement of the absolute value as well as the ratio of capacitors. This paper describes the bridge configuration, the principles of measurement, and calculates the expected accuracy. A prototype bridge implemented using discrete components and some examples of measurement are also presented. II. THE CAPACITANCE BRIDGE Fig. l(a) shows the schematic diagram of the capacitance bridge. The capacitor Cx under measurement (CUM) is connected between the terminals X-X'. Its value is to be measured with reference to Cs. Therefore, Cs must be a standard capacitor of known value when an absolute value measurement is desired. CB is a programmable binary-weighted capacitor array whose configuration is shown in Fig. 1(b) . CB is related to the reference capacitor CR. These four capacitors Cx, CS, CB, and CR form the four arms of the bridge. Since each arm is connected between a voltage source and the virtual ground of op-amp A I, the parasitic capacitances to ground have no effect upon the bridge balance if op-amp AI is ideal. The holding capacitor CH2 corresponds to the detector arm of a conventional bridge. Controlled by the signal from op-amp A2, the successive-approximation registers SAR programs CB so that the charge on CH2 becomes zero, thereby bringing the bridge into a balance.
The transistors M1, M2, and M3 form a reset switch. When M1 and M2 are "on" and M3 is "off," the switch is closed and 0018-9456/84/0900-0247$01.00 © 1984 IEEE it short circuits CS and CR. When M1 and M2 are "off," on the other hand, the switch is open. The transistor M3 is "on" to prevent the source-to-drain feedthrough capacitors of Ml and M2 from contributing to the feedback path of op-amp AI when Ml and M2 are "off."
The bridge operation is controlled by digital signals, whose timing sequence is shown in Fig. l(c) . A "Reset" signal sent from an external device initiates the measurement. Upon receiving this signal, the bridge clears the SAR and turns the operation into the "Measurement" mode. This mode consists of the "Test" (T) and "Zero" (Z) cycles. In the Tcycle, the bridge measures the capacitance Cx in conjunction with the residual capacitance G,es In the Z cycle, it measures only Xes which is then subtracted from the value measured in the T cycle. Each cycle is divided into the "Sample" (S) state in which the capacitor being measured is given a proportional charge, and the "Balance" (B) state during which the charge is approximately balanced with a charge quantized by means of a successiveapproximation A/D conversion. When the B state in the Z cycle is completed, the operation changes into the "Out" mode. The capacitance value Cx is then available in the SAR in binary form. This mode continues until the next reset signal starts a new cycle of measurement. The operation in the T cycle will be next described in detail.
A. Operation in the S State of the T Cycle
In this state, S = 1 and B = 0. Thus the capacitors Cx and Cs are connected to the inverting input terminal of op-amp A1 to form an offset-free noninverting amplifier [6] . Since Z= 0, the input of this circuit is the reference voltage VR in the 0 = 1 phase, as shown in Fig. 2 Fig. 3 . The feedthrough charges due to these paired capacitances can be neglected in a first-order approximation because they tend to cancel each other. Extending the above considerations into the overall circuit and including the other nonideal effects, we find the practical circuit model of the bridge shown in Fig. 3 (13) on. Substituting these values into (18), we find that the quantization accuracy obtainable with present MOS technologies is 10 bits [8] .
B. Analog Error
The analog error can be described in terms of the relative error e and the residual (or offset) error Cre. Noting that CTB/CR = 2, we have from (15) e ! CP/2CH.
(19) The top-plate stray capacitance CP ranges from 0.1 to 1 percent of CH, depending on the capacitor size and technology [9] . Therefore, the relative error can be reduced to a value as small as 0.1 percent.
To obtain a rough estimate of the residual capacitance Cra, suppose that we are measuring a small capacitance using a I-pF standard capacitor for Cs. Assume Consider now the bridge operation in the Z cycle. Since now Z = 1, Cx is disconnected from the reference source and is grounded. Therefore, the first term in the numerator of (8) vanishes and thus Cmeas in (14) equals Crec; that is, the bridge in the Z cycle measures the residual capacitance which should be subtracted from the value measured in the T cycle. This self-calibrating ability allows the precise measurement of small capacitances. Summarizing this section, we can conclude that a 10-bit quantization accuracy and a relative error as small as 0.1 percent is attainable with the integrated version of the bridge.
IV. MEASUREMENT EXAMPLES
A prototype bridge has been built using one halfofan LM347 quad JFET op-amp chip, MC14066 CMOS analog switches, and discrete capacitors. The capacitor array was controlled by 10 bits. To reduce the capacitance spread in the array, a split reference source was incorporated into the bridge. The source supplied 3.2 V and 0.1 (= 3.2/25) V to two 5-bit arrays, each consisting of 4-, 2-, 1-, 0.5-, and 0.25-nF capacitors. These two arrays were combined so that the array driven by 3.2-V source formed the upper half, and that driven by 0.1-V source the lower half, of the 10-bit array. Another 0.25-nF capacitor was incorporated into the lower half of the array, to form another LSB. Capacitors CR, CH,, and CH2 were chosen to be4nF. Fig. 4 shows the voltage waveforms observable at the noninverting input terminal of op-amp A2 during the B state when a ceramic capacitor (nominal value 2 pF) was measured with reference to a Cs = 11.71 pF capacitor. In the figure,thei = 1 of Cx agrees exactly with that measured by a commercially available four-terminal-pair bridge. This bridge displays the result in a four-digit BCD form and its measurement error is 0.1 percent + 3 LSB. The measured residual capacitance, which is ten times larger than that estimated in the previous section, was found experimentally to be mostly due to the large clock feedthrough of the CMOS analog switch used for the reset transistor Ml which is connected to the virtual ground created by op-amp A 1.
A large number of capacitors were measured, and the results were compared with those obtained by the abovementioned commercial bridge. Capacitors ranging from 10 pF to 1 pF in decade steps were used for Cs, so that CxICs was less than 1. Table I lists some of the results. It can be seen that the discrepancies between the measured results are mostly within 1 percent, although they tend to increase with decreasing capacitance. This probably can be attributed to the large clock feedthrough of the MOS switches, which violates the assumption that the charges due to paired feedthrough capacitances are negligible. In an LSI realization, these error sources will be greatly reduced.
V. CONCLUSIONS An automatic switched-capacitor bridge, which allows the precise measurements of discrete and MOS IC capacitors, has been described. Error analysis has shown that a 10-bit quantization accuracy and a relative error as small as 0.1 percent are attainable by fabricating the bridge using presently available MOS technologies. A prototype bridge, implemented using discrete components, has confirmed the principles of opera-'For b 7-b11, the values are too small to show the sign of the signal. However, they are sufficient to drive the comparator op-amp A2 unambiguously. suitable for LSI realization and high accuracy made possible by the digital balance operation and the parasitic-insensitive configuration. Therefore, it is also useful for the interface for "smart" capacitive transducers.
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